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Abstract: Graphene-based devices are planned to augment the functionality of Si and III-V based
technology in radio-frequency (RF) electronics. The expectations in designing graphene field-effect
transistors (GFETs) with enhanced RF performance have attracted significant experimental efforts, mainly
concentrated on achieving high mobility samples. However, little attention has been paid, so far, to the
role of the access regions in these devices. Here, we analyse in detail, via numerical simulations, how
the GFET transfer response is severely impacted by these regions, showing that they play a significant
role in the asymmetric saturated behaviour commonly observed in GFETs. We also investigate how the
modulation of the access region conductivity (i.e., by the influence of a back gate) and the presence of
imperfections in the graphene layer (e.g., charge puddles) affects the transfer response. The analysis is
extended to assess the application of GFETs for RF applications, by evaluating their cut-off frequency.
Keywords: GFET; RF; access region
1. Introduction
Two-dimensional materials (2DMs) have awakened the great interest of the nanotechnology
community during the last decade [1]. Their striking physical properties, intrinsically different from
their 3D counterparts, open a vast field of opportunities only partially exploited so far. Among these
alternatives, 2DMs find a natural spot in electronics, where their monoatomic thickness makes them
especially attractive to overcome the hurdles related to the transistor scaling-down [2].
Graphene is not only the pioneer, but also the most singular member of the 2DM family [3]. It is
characterized by a gapless Dirac-cone bandstructure, where electrons and holes have symmetric dispersion
relationships. The literature is abundant in Graphene Field-Effect Transistors (GFETs) [4–6], where this
particular band structure is manifested in an ambipolar behaviour and a poor ION/IOFF ratio (direct
consequence of the easiness to switch the carrier transport from electrons to holes and vice versa). This
issue jeopardizes the use of GFETs in digital electronics, although a successful demonstration has been
achieved in [7]. In radio-frequency (RF), however, graphene has revealed itself as an interesting candidate
[8], and devices with cut-off frequencies of hundreds of GHz have already been demonstrated [9,10], even
reaching wafer scale integration [11], or being applied for flexible electronics [12,13]. The main strategies
to boost GFETs performance have consisted of the scaling-down of the gate oxide thickness [4,14], the
encapsulation in hexagonal boron nitride [15] or the improvement in the quality of the graphene-insulator
Nanomaterials 2019, 9, 1027; doi:10.3390/nano9071027 www.mdpi.com/journal/nanomaterials
ar
X
iv
:1
91
1.
06
36
0v
1 
 [p
hy
sic
s.a
pp
-p
h]
  1
4 N
ov
 20
19
Nanomaterials 2019, 9, 1027 2 of 12
stack [7,16]. In particular, clean self-aligned fabrication, based in pre-deposited gold, has been proposed in
[17]; while the self-aligned transfer of the gate stack (processed in a sacrificial substrate) has been detailed
in [18].
The transfer characteristic of experimental GFETs is V-shaped, but very often shows an asymmetry
with respect to the Dirac voltage [19], usually associated with different electron and hole mobilities.
These mobility dissimilarities are the common path to handle the device response asymmetry, leaving out of
the spot the relevance of the gate underlapped areas [15,20,21]. These access regions (intended to minimize
the capacitance coupling between the gate and the source and drain) impact, however, strongly on the
GFET electrical behaviour, as they constitute a noticeable resistance pathway for carrier transport. Partial
attempts on the modelling of this issue have been discussed from an analytical resistance-based perspective
in [20,22], but a comprehensive study of their impact in the GFET performance is still lacking [18]. In this
work, we direct our attention to this asymmetric response of GFETs and, by means of detailed numerical
simulations, we explain such effect studying the impact of the access regions in the transfer characteristic
as well as in the RF performance of such devices.
The rest of the document is organized as follows. Section 2.1 presents the numerical model employed
for this study. To check and validate it we compare, in Section 2.2, the simulated transfer response of two
GFETs against the corresponding experimental measurements. Section 2.3 contains a thorough analysis
of the access resistances and a discussion of its influence on the cut-off frequency, fT. Finally, the main
conclusions are drawn in Section 3.
2. Results
2.1. Device Simulation
A schematic depiction of the physical structure of the simulated GFET is shown in Figure 1.
The graphene flake is sandwiched in between a top insulator layer, with thickness tTOX and dielectric
permittivity εTOX, and an insulating substrate, with thickness tBOX and dielectric permittivity εBOX. Both
oxides are assumed thick enough as to neglect any tunnelling current through them. A four-terminal
device is considered, with a front gate extending over a length LChn (the device channel length), giving
rise to two under-lapped regions of length LAcc (the access region length) that connect it with the source
and drain terminals. The back gate, when considered, extends all along the structure including the channel
as well as the access regions. VFG, VBG, and VD stand for the front gate, back gate, and drain terminal
biases respectively, while the source terminal, VS, is assumed to be grounded. The total resistance of this
structure, RT, can be schematically split into the series combination of three resistances corresponding to
the source access region (RS,Acc), the channel region (RChn) and the drain access region (RD,Acc).
To determine the I-V response of GFET devices, we have self-consistently solved the coupled
Poisson, Drift-Diffusion and continuity equations [23,24]. For the device modelling, we have considered
a longitudinal x− y section of the GFET, assuming invariance along the device width (z). The resulting 2D
Poisson equation is given by:
∇ (ε (x, y)∇V (x, y)) = −ρ (x, y) (1)
where V is the electrostatic potential; ρ is the net charge density in the structure, that comprises the mobile
(electrons and holes) and fixed (dopants) charges; and ε is the dielectric permittivity.
The Drift-Diffusion transport equation is formulated in terms of the pseudo-Fermi level (EF) as
proposed in [25]:
J(x) = q
[
µnn1D(x) + µpp1D(x)
] dVEF
dx
(2)
Nanomaterials 2019, 9, 1027 3 of 12
where VEF is the potential associated with this level and n1D (p1D) is the graphene electron (hole) 1D
density profile. Here, µn (µp) stands for the electron (hole) mobility. Due to the extreme confinement, the
carriers are supposed to move only along the transport direction (x). J must comply with the continuity
equation that, under steady-state conditions, is formulated as: ∇ · J = 0. Ohmic contacts are assumed at
the source and drain terminals, with the Fermi level at the source grounded, EF,S = 0, and at the drain
given by EF,D = −qVDS. The equation system is then iteratively solved for each set of terminal biases, until
a convergence threshold is achieved for the potential and charge concentrations.
In addition to the mobile charge and dopants in the graphene layer, we account for the existence of
puddles [26,27]. Their associated charge density, Np, is assumed constant and added to both electron and
hole charge densities [28]. In this way, puddles impact on the overall graphene layer conductivity while
conserving a neutral net charge character.
Channel region
Channel + 
Access  region
VFG
VBG
VS
VD
LChn LAcc
TOX
BOX
x
y
tTOX
tBOX
tChn
z
RS, Acc RChn RD, Acc
VFG
VBG
VDVS
Figure 1. Schematic of the simulated GFET and the characteristic resistances of the device. The dashed and
dotted rectangles indicate the regions used for the different simulations. While the dotted rectangle only
encompasses the channel region, the dashed one includes the access regions.
2.2. Validation
To assess the capability of the numerical simulator to reproduce and explain the experimental results,
we have first validated it against the devices fabricated in [29,30]. Both are GFETs based on monolayer
graphene embedded between a SiO2 layer, which acts as a substrate, and a Y2O3 layer, which acts as a
front gate dielectric. In both cases, this Y2O3 layer is 5 nm thick while the substrate is 300 nm thick in
[29], and 286 nm thick in [30]. For the device presented in [29], the distance between the source and drain
contacts is 1.5 µm and the front gate length is 600 nm, while in [30] the device is 8.2 µm long and its
front gate is 7 µm long. In other words, in both experimental devices the gate contact does not cover the
whole region between source and drain contacts, thus creating two symmetrical under-lapped regions
at both channel edges; namely, the device access regions. To reproduce the data reported in [29], the
same mobility is assumed for both types of carriers, electrons and holes (µ = µn = µp) with a value of
90 cm2/Vs, and a puddle charge density of 7·1011 cm−2 is considered. N-type chemical doping of 1012
cm−2 is defined for the graphene layer. To account for the graphene-metal contact resistances, which are in
series with the total resistance of the structure, RT, we include two additional 100 nm long N-type doped
regions (5·1010 cm−2) in both source and drain ends [31]. The back gate is grounded and VDS is set to
0.1V. To fit the data presented in [30], the values used are µ =1091 cm2/Vs, Np = 8 · 1011 cm−2 and the
graphene layer chemical doping is set to 1011 cm−2. The back gate is also grounded and VDS is set to 0.05
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V. The experimental and simulated transfer characteristics are shown in Figure 2a [29] and Figure 2b [30].
The simulated I-V characteristics match very accurately with the experimental results in the whole range
of biases and are able to catch the transfer response of the electron and hole branches, especially in Figure
2b.
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Figure 2. Comparison between the simulation results and the experimental data extracted from [29] (a)
and [30] (b).
2.3. Access Region Analysis
As mentioned in Section 1, the existence of access regions and puddles is a very common scenario in
the experimental realization of GFETs due to the difficulties to precisely control the fabrication process in
this early stage of the technology. They modify the behaviour of the transistors, in many cases determining
their performance, and therefore deserving a particular attention that is usually obliterated. Hence, once
the numerical simulator has been validated, we now proceed to analyse the effect of the access regions.
2.3.1. Including the Access Regions
To begin with, we have considered a test structure where the front gate covers the whole device
length (i.e., suppressing the access regions) and compared the results with those obtained later when
access regions are included. These scenarios are illustrated in Figure 1 by the dotted and dashed frames
respectively. The material stack comprises a monolayer graphene sandwiched between a 3 nm thick
HfO2 layer (front gate insulator) and a 27 nm thick SiO2 layer (back gate insulator). The front gate, which
determines the channel length (LChn), is 100 nm long and both access regions are 35 nm long (LAcc).
Electron and hole mobilities are equal (µ = 1500 cm2/Vs) and no chemical doping or puddle charge
density is considered in the graphene layer.
The transfer characteristic of the device without access regions is depicted in Figure 3a for different
values of VDS. As can be observed, the device exhibits the ambipolar V-shaped I −V response of an ideal
GFET. The minimum of the I − V curve defines the Dirac voltage (VDirac) that is shifted to larger VFG
when VDS increases. The behaviour is perfectly symmetric with respect to VDirac, reflecting the symmetry
between electron and hole properties.
Next, the GFET including the access regions is investigated. The resulting transfer characteristic is
shown in Figure 3b. Comparing Figure 3b and Figure 3a, a marked variation of the GFET response is
observed. First, there is a notable decrease in the values of IDS, around a factor x100. Second, the transfer
characteristic shows a saturation trend for high |VFG| which resembles much better the experimental
response. Third, and more important, the I−V characteristic is no longer symmetric with respect to VDirac,
though the mobility is identical for both kinds of carriers.
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Figure 3. IDS −VFG curves of the device without (a) and with (b) access regions.
To provide insights into these changes, the resistance of the different regions of the device are
calculated. Figure 4 shows their values for VDS = −0.1 V and VDS = −0.2 V. Mirror symmetric behaviour
is observed for positive VDS. The access region resistances, RS,Acc and RD,Acc, show values comparable
with the channel resistance, RChn. At the Dirac voltage, where the channel resistivity is the highest,
RChn commands the series association, but still the access regions have a noticeable contribution. For
|VFG −VDirac| > 0.1 V the total resistance is mainly determined by RS,Acc and RD,Acc. Consequently, the
total resistance (RT) is not controlled just by the channel conductivity and, therefore, by the gate terminal.
The weak dependence of RS,Acc and RD,Acc on VFG is reflected in the IDS trend to saturation. As the values
of RS,Acc and RD,Acc are higher than the channel resistance, a larger fraction of VDS drops in the access
regions. This fact reduces the potential at the channel edges with respect to the no-access-regions scenario,
reducing the output current. In addition, the RAcc −VFG dependence is not symmetric, so neither are the
access region potential drops, resulting into a non-symmetric reduction of the output current, that is, an
asymmetric IDS −VFG curve shown in Figure 3b. This lack of equivalence between the source and drain
access regions is explored in detail in the following section.
−2 −1.5 −1 −0.5 0 0.5 1 1.5 2
5
15
25
35
45
VFG (V)
R
(Ω
·c
m
)
RS,Acc
RD,Acc
RChn
RT
VDS = −0.1V
VDS = −0.2V
Figure 4. Resistance of the three device regions (channel, source and drain access regions) compared with the
total resistance as a function of the gate potential, for two VDS values: −0.1 V (solid) and −0.2 V (dashed).
2.3.2. Gate Misalignment
In the previous section, we assumed that the gate is perfectly aligned in the middle of the channel
leading to identical source and drain access regions (LS = LD = LAcc) at both ends. A more realistic
scenario should consider the impact of having non-equal LS and LD, enabling us to test the non-equivalent
role of RS,Acc and RD,Acc on the GFET response. For this purpose, we have analysed GFETs where the top
gate contact is not placed in the centre of the structure, resulting in access regions of different length. In
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particular, we have kept LS (or LD) equal to 35 nm while LD (or LS) is modified. Specifically, we considered
four scenarios: (i) short source, (ii) short drain, (iii) long source and (iv) long drain. The length of the short
and long regions is set to 17.5 nm and 70 nm, respectively. The IDS−VFG curves, along with the resistances
RS,Acc, RD,Acc and RChn obtained in each case, are depicted in Figure 5.
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VFG (V)
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Figure 5. Transfer response (a, b) and structure resistances (c, d) as a function of the gate bias. These results
are obtained reducing the length of either the source (a, c, solid lines) or drain access region (b, d, dashed
lines) down to 17.5 nm, and increasing the length of either the source (a, c, solid lines) or the drain access
region (b, d, dashed lines) up to 70 nm.
As expected, there are significant differences between devices. Shortening either the source or the
drain access regions results in a higher output current (Figure 5a) and reduces both its saturation and its
asymmetry with respect to the elongated scenario (Figure 5b). When comparing the shorter regions (Figure
5a) it is clearly observable that the LS = 17.5 nm device (solid lines) has a more symmetric response than
the LD = 17.5 nm (dashed lines). This is more evident for VDS = 0.1 V and emphasizes the role of the source
access region with respect to the drain access region. An equivalent conclusion can be achieved from the
elongated devices (Figure 5b). The longer LS results in an increased asymmetry between both branches.
These results can be explained by analysing the resistances of the structure. Figure 5c,d show RS,Acc,
RD,Acc and RChn as a function of VFG for VDS = 0.1 V. When any access region is shortened (Figure 5c),
its resistance is similar or lower than the channel resistance regardless VFG. The longer region resistance
controls the total current (except for VFG close to zero). When one of the regions is enlarged this effect is
emphasized. The transfer responses in Figure 5b are clearly saturated due to the dominant role in the total
conductivity of the longer access region.
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2.3.3. Impact of Electrostatic Doping and Puddles
To reduce the impact of the access regions in the overall device performance, it is possible to increase
their conductivity by means of an electrostatic doping using the back-gate terminal. In the following we
analyse how the back gate influences the GFET behaviour. Figure 6 shows the transfer characteristic for
three different values of VBG: −1 V, 0 V and 1 V (solid lines). For VBG = 0 V the results are quite similar to
the scenario without back gate. In the other two cases, depending on the polarity of VBG, electrons or holes
are accumulated in the graphene layer. As a result, the P-type (N-type) branch is enhanced for VBG = −1
V (VBG = 1 V), regardless the value of VDS. As in the previous scenario, the origin of this behaviour can be
traced back to the resistance associated with the access regions.
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Figure 6. IDS −VFG characteristics of the complete structure when three different back gate potentials are
used (−1 V (a), 0 V (b) and 1 V (c)). Solid lines correspond to the device without puddles and dashed lines
to the device with Np = 1012 cm−2.
Figure 7 depicts the device resistances for different VBG and VDS = −0.1 V (without puddles,
solid lines). For |VBG| = 1 V the total resistance near the Dirac voltage is dominated by RChn. When VFG
is increased above VDirac, the symmetry of RChn is kept since it is mostly controlled by the front gate,
while the asymmetry of RS,Acc and RD,Acc is exacerbated due to the electrostatic doping, giving rise to the
large asymmetry observed in the transfer response, in Figure 6. In particular, the asymmetric step-like
dependence of the access resistances on VFG (for VBG 6= 0 V) is the result of the electrostatic competition
between the front and back gates to control the access regions closer to the channel. When VFG and VBG
have the same polarity, they add their electric forces to increase the carrier density in the aforementioned
zones, increasing the conductivity and therefore lowering the whole access resistance. However, if VFG is
opposite to VBG, both gates compete to accumulate different types of charges, resulting in a depleted region
close to the channel edges that decreases the conductivity and increases the overall access region resistances.
An equivalent conclusion was achieved in [26] where a strong modulation of the total resistance by two
additional gates is observed, as in Figure 7.
An additional aspect that cannot be overlooked is the effect of the presence of puddles in the graphene
layer [27,32]. To shed light on this issue Figure 6 includes the IDS −VFG response when a puddle charge
density of Np = 1012 cm−2 is considered (dashed lines). Two major changes are observed after including
the puddles: (i) the total current is increased, and (ii) the asymmetry is clearly reduced. These changes
derive from the equal contribution of puddles to the conductivity of both electrons and holes, and explain
why the I −V curves of some experimental devices are reasonably symmetric close to the Dirac voltage,
where the conductivity of puddles is dominant. In this situation, the conductivity of the whole graphene
layer is increased for electrons and holes, in contrast with the electrostatic doping generated by the back
gate. This non-selective improvement of the conductivity is translated into the resistances of the device:
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Figure 7 includes the R−VFG relation for Np = 1012 cm−2 (dashed lines). The step-like behaviour of RS,Acc
and RD,Acc is softened when the puddles are included, resembling the VBG = 0 V case.
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Figure 7. Total (a), channel (b), source (c) and drain (d) resistances for different back gate biases and
VDS = −0.1 V. Solid lines (referred to the left axis) correspond to the no puddles scenario while dashed
lines (referred to the right axis) depict the values obtained when a puddle concentration of Np = 1012 cm−2
is considered.
2.3.4. RF Performance
Finally, to determine the impact of the access regions in the RF performance, we evaluate the cut-off
frequency, fT, as a RF figure of merit (FoM). The value of fT is calculated as in [33,34]:
fT =
1
2pi
gm
Cfg
(3)
where gm is the transconductance and Cfg the front gate capacitance.
Figure 8 shows fT as a function of VFG under two scenarios: no puddles (solid lines) and
Np = 1012cm−2 (dash-dotted lines). To assess the impact of the access regions, the performance of the
intrinsic device (structure indicated by the dotted rectangle in Figure 1) is depicted too (dashed lines).
In addition, to evaluate the magnitude of the calculated values, the experimental measurements of fT
reported in [35] and [36] are indicated by the arrows on the right side axis of Figure 8. Despite the device
structure and the bias conditions are different, the channel lengths of these experimental devices are
similar to the ones simulated here (144 nm [35] and 140 nm [36]), and therefore constitute a good reference.
Importantly, a de-embedding procedure was carried out for the RF measurements of these experimental
devices by using specific “short” and “open” structures with identical layouts in order to remove the
effects of the parasitics associated with the pads and connections, but not the contact and access region
resistances.
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Figure 8. fT of the back-gated device with access regions under two scenarios: no puddles (solid lines) and
Np = 1012 cm−2 (dash-dotted lines). The values obtained for the intrinsic device are depicted by the purple
dashed line. The arrows labelled by marks on the right side axis indicate the values of fT extracted from
[35] (circle) and [36] (square and triangle). The yellow line indicates the physical limit for graphene vF/2piL,
determined by the transit time L/vF, with the Fermi velocity vF ≈ 108 cm/s and L =100 nm (squares).
Including the access regions results in a quite different response compared with the intrinsic device,
as the associated parasitic resistances provoke a bias dependent decay of fT. Considering the scenario
without puddles, when the back gate is properly biased, fT is considerably improved. If we analyse Figure
8 in combination with Figure 7, those combinations of VFG, VBG for which the RS −VFG (RD −VFG) curve
shows its minimum values, are those for which fT shows a greater improvement. When RS (RD) is higher,
fT is spoiled with respect to the VBG = 0 V case. This relation between the access region conductivity
and the improvement of the RF performance was experimentally observed in [21] where a higher fT
was demonstrated when a GFET with two additional electrodes was properly biased to control such
conductivity. When puddles are included, the channel conductivity increases, what reduces the control of
the back-gate bias, and simultaneously results in a more symmetric fT −VFG dependence.
3. Conclusions
GFETs have been thoroughly studied in order to assess the impact of the access regions in the device
performance. The validation of our approach against two experimental devices spotlights the importance
of these regions as well as the presence of puddles to reproduce the state-of-the-art technology. When the
access regions are considered, the transfer response reveals a lower, saturated and asymmetric IDS −VFG
characteristic that is not observed in their absence. To explore the impact of a variable conductivity of
these regions we have included a back gate in the structure able to introduce an electrostatic doping. The
back gate increases the output current as well as the asymmetry of the transfer characteristic. The latter
effect is explained in terms of the competition of the back and front gates that results in a depletion of the
amount of carriers close to the channel edges when both biases have an opposite polarity. The influence of
puddles is also theoretically investigated, observing that they reduce the asymmetry of IDS −VFG.
The analysis of the impact of the access regions and puddles have been extended to the prediction of
the cut-off frequency to assess the properties of GFETs for potential RF applications. Our results reveal an
important degradation of the fT −VFG relation due to access regions. The application of an appropriate
back gate bias can tune the access region conductivity generating a remarkable improvement in the RF
performance. The presence of puddles also mitigates this degradation, but neglects the possibility of
tuning the access regions conductivity.
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